SiT8921

High Frequency, -55°C to +125°C Oscillator



Features

- Frequencies between 119.342001 MHz to 137 MHz accurate to 6 decimal places
- Operating temperature from -55°C to 125°C
- Supply voltage of 1.8V or 2.5V to 3.3V
- Excellent total frequency stability as low as ±20 ppm
- Low power consumption of 4.8 mA typical at 1.8V
- LVCMOS/LVTTL compatible output
- Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm x mm
- Instant samples with Time Machine II and field programmable oscillators
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free

Applications

■ Ruggedized equipment in harsh operating environment







Electrical Specifications

Table 1. Electrical Characteristics^[1, 2]

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition				
	Frequency Range									
Output Frequency Range	f	119.342001	-	137	MHz	Refer to Table 13 for the exact list of supported frequencies				
	Frequency Stability and Aging									
Frequency Stability	F_stab	-20	-	+20	ppm	Inclusive of Initial tolerance at 25°C, 1st year aging at 25°C, and				
		-25	-	+25	ppm	variations over operating temperature, rated power supply voltage and load (15 pF ± 10%).				
		-30	-	+30	ppm	Voltage and load (15 pt 1 10%).				
		-50	_	+50	ppm					
			Operatin	g Temperat	ure Range					
Operating Temperature Range	T_use	-55	-	+125	°C					
		Suj	pply Voltage	and Curre	nt Consum	nption				
Supply Voltage	Vdd	1.62	1.8	1.98	V					
		2.25	2.5	2.75	V					
		2.52	2.8	3.08	V					
		2.7	3.0	3.3	V					
		2.97	3.3	3.63	V					
		2.25	-	3.63	٧					
Current Consumption	ldd	-	6.2	8	mA	No load condition, f = 125 MHz, Vdd = 2.8V, 3.0V or 3.3V				
		ı	5.4	7	mA	No load condition, f = 125 MHz, Vdd = 2.5V				
		-	4.8	6	mA	No load condition, f = 125 MHz, Vdd = 1.8V				
OE Disable Current	l_od	ı	-	4.5	mA	Vdd = 2.5V to 3.3V, OE = Low, output in high Z state.				
		-	_	4.0	mA	Vdd = 1.8V, OE = Low, output in high Z state.				
Standby Current	I_std	-	2.6	8.5	μА	Vdd = 2.8V to 3.3V, ST = Low, Output is Weakly Pulled Down				
		-	1.4	5.5	μА	Vdd = 2.5V, ST = Low, Output is Weakly Pulled Down				
		_	0.6	3.5	μА	Vdd = 1.8V, ST = Low, Output is Weakly Pulled Down				
			LVCMOS	Output Cha	racteristics	s				
Duty Cycle	DC	45		55	%	All Vdds				
Rise/Fall Time	Tr, Tf	-	1.0	2.0	ns	Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%				
		_	1.3	2.5	ns	Vdd =1.8V, 20% - 80%				
		_	1.0	3	ns	Vdd = 2.25V - 3.63V, 20% - 80%				
Output High Voltage	VOH	90%	-	-	Vdd	IOH = -4 mA (Vdd = 3.0V or 3.3V) IOH = -3 mA (Vdd = 2.8V or 2.5V) IOH = -2 mA (Vdd = 1.8V)				
Output Low Voltage	VOL	ı	-	10%	Vdd	IOL = 4 mA (Vdd = 3.0V or 3.3V) IOL = 3 mA (Vdd = 2.8V or 2.5V) IOL = 2 mA (Vdd = 1.8V)				



Table 1. Electrical Characteristics^[1, 2] (continued)

Parameters	Symbol	Min.	Тур.	Max.	Unit	Condition
			Inp	ut Characte	ristics	
Input High Voltage	VIH	70%	-	-	Vdd	Pin 1, OE or ST
Input Low Voltage	VIL	_	-	30%	Vdd	Pin 1, OE or ST
Input Pull-up Impedance	Z_in	50	87	150	kΩ	Pin 1, OE logic high or logic low, or ST logic high
		2	-	-	ΜΩ	Pin 1, ST logic low
			Startu	and Resu	me Timing	
Startup Time	T_start	-	-	5	ms	Measured from the time Vdd reaches 90% of final value
Enable/Disable Time	T_oe	-	_	130	ns	f = 119.342001 MHz. For other frequencies, T_oe = 100 ns + 3 * clock periods
Resume Time	T_resume	-	-	5	ms	Measured from the time ST pin crosses 50% threshold
				Jitter		
RMS Period Jitter	T_jitt	-	1.6	2.5	ps	f = 125 MHz, Vdd = 2.5V, 2.8V, 3.0V or 3.3V
		-	1.8	3	ps	f = 125 MHz, Vdd = 1.8V
Peak-to-peak Period Jitter	T_pk	-	12	20	ps	f = 125 MHz, Vdd = 2.5V, 2.8V, 3.0V or 3.3V
		-	14	25	ps	f = 125 MHz, Vdd = 1.8V
RMS Phase Jitter (random)	T_phj	-	0.5	0.8	ps	f = 125 MHz, Integration bandwidth = 900 kHz to 7.5 MHz
		-	1.3	2	ps	f = 125 MHz, Integration bandwidth = 12 kHz to 20 MHz

Note

- 1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.
- 2. The typical value of any parameter in the Electrical Characteristics table is specified for the nominal value of the highest voltage option for that parameter and at 25 °C temperature.

Table 2. Pin Description

Pin	Symbol		Functionality		
	1 OE/ ST/NC Standby No Connect		H ^[3] : specified frequency output L: output is high impedance. Only output driver is disabled.		
1			1 OE/ ST/NC Standby H ⁽³⁾ : specified frequency output L: output is low (weak pull down). Device goe current reduces to I_std.		L: output is low (weak pull down). Device goes to sleep mode. Supply
			Any voltage between 0 and Vdd or Open ^[3] : Specified frequency output. Pin 1 has no function.		
2	GND	Power	Electrical ground ^[4]		
3	OUT	Output	Oscillator output		
4	VDD	Power	Power supply voltage ^[4]		

Top View OE/ST/NC 1 4 VDD GND 2 3 OUT

Figure 1. Pin Assignments

Notes:

- 3. In OE or \overline{ST} mode, a pull-up resistor of 10 k Ω or less is recommended if pin 1 is not externally driven. If pin 1 needs to be left floating, use the NC option.
- 4. A capacitor of value 0.1 μF or higher between Vdd and GND is required.

Rev. 1.0 Page 2 of 13

SiT8921

High Frequency, -55°C to +125°C Oscillator



Table 3. Absolute Maximum Limits

Attempted operation outside the absolute maximum ratings of the part may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
Vdd	-0.5	4	V
Electrostatic Discharge	-	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	-	260	°C
Junction Temperature ^[5]	-	150	°C

Note

Table 4. Thermal Consideration^[6]

Package	θJA, 4 Layer Board (°C/W)	θJA, 2 Layer Board (°C/W)	θJC, Bottom (°C/W)
7050	142	273	30
5032	97	199	24
3225	109	212	27
2520	117	222	26
2016	152	252	36

Note:

Table 5. Maximum Operating Junction Temperature^[7]

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature		
125°C	135°C		

Note:

Table 6. Environmental Compliance

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1 @ 260°C

Rev. 1.0 Page 3 of 13

^{5.} Exceeding this temperature for extended period of time may damage the device.

^{6.} Refer to JESD51 for θJA and θJC definitions, and reference layout used to determine the θJA and θJC values in the above table.

^{7.} Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.



Test Circuit and Waveform^[8]




Figure 2. Test Circuit


Note:

8. Duty Cycle is computed as Duty Cycle = TH/Period.

80% Vdd 50% 20% Vdd High Pulse Low Pulse (TL) Period


Figure 3. Waveform

Timing Diagrams




T_start: Time to start from power-off

Figure 4. Startup Timing (OE/ST Mode)



T_resume: Time to resume from ST


Figure 5. Standby Resume Timing (ST Mode Only)



T_oe: Time to re-enable the clock output Figure 6. OE Enable Timing (OE Mode Only)

Note:

9. SiT8921 has "no runt" pulses and "no glitch" output during startup or resume.



T_oe: Time to put the output in High Z mode

Figure 7. OE Disable Timing (OE Mode Only)

Rev. 1.0 Page 4 of 13 3.5

3.0

2.0

1.0

RMS period jitter (ps)



Performance Plots^[10]




Figure 8. Idd vs Frequency

■2.8 V ■■3.0 V ■

133



Figure 10. RMS Period Jitter vs Frequency

Frequency (MHz)

123




Figure 12. 20%-80% Rise Time vs Temperature




Figure 9. Frequency vs Temperature




Figure 11. Duty Cycle vs Frequency




Figure 13. 20%-80% Fall Time vs Temperature

Rev. 1.0 Page 5 of 13



Performance Plots^[10]




Figure 14. RMS Integrated Phase Jitter Random (12 kHz to 20 MHz) vs Frequency^[11]




Figure 15. RMS Integrated Phase Jitter Random (900 kHz to 7.5 MHz) vs Frequency^[11]

Notes:

- 10. All plots are measured with 15 pF load at room temperature, unless otherwise stated.
- 11. Phase noise plots are measured with Agilent E5052B signal source analyzer.

Rev. 1.0 Page 6 of 13



Programmable Drive Strength

The SiT8921 includes a programmable drive strength feature to provide a simple, flexible tool to optimize the clock rise/fall time for specific applications. Benefits from the programmable drive strength feature are:

- Improves system radiated electromagnetic interference (EMI) by slowing down the clock rise/fall time.
- Improves the downstream clock receiver's (RX) jitter by decreasing (speeding up) the clock rise/fall time.
- Ability to drive large capacitive loads while maintaining full swing with sharp edge rates.

For more detailed information about rise/fall time control and drive strength selection, see the SiTime Applications Notes section:

EMI Reduction by Slowing Rise/Fall Time

Figure 16 shows the harmonic power reduction as the rise/fall times are increased (slowed down). The rise/fall times are expressed as a ratio of the clock period. For the ratio of 0.05, the signal is very close to a square wave. For the ratio of 0.45, the rise/fall times are very close to near-triangular waveform. These results, for example, show that the 11th clock harmonic can be reduced by 35 dB if the rise/fall edge is increased from 5% of the period to 45% of the period.




Figure 16. Harmonic EMI reduction as a Function of Slower Rise/Fall Time

Jitter Reduction with Faster Rise/Fall Time

Power supply noise can be a source of jitter for the downstream chipset. One way to reduce this jitter is to speed up the rise/fall time of the input clock. Some chipsets may also require faster rise/fall time in order to reduce their sensitivity to this type of jitter. Refer to the Rise/Fall Time Tables (Table 7 to Table 11) to determine the proper drive strength.

High Output Load Capability

The rise/fall time of the input clock varies as a function of the actual capacitive load the clock drives. At any given drive strength, the rise/fall time becomes slower as the output load increases. As an example, for a 3.3V SiT8921 device with default drive strength setting, the typical rise/fall time is 0.46ns for 5 pF output load. The typical rise/fall time slows down to 1 ns when the output load increases to 15 pF. One can choose to speed up the rise/fall time to 0.72 ns by then increasing the driven strength setting on the SiT8921 to "F".

The SiT8921 can support up to 30 pF in maximum capacitive loads with up to 3 additional drive strength settings. Refer to the Rise/Tall Time Tables (Table 7 to 11) to determine the proper drive strength for the desired combination of output load vs. rise/fall time.

SiT8921 Drive Strength Selection

Tables 7 through 11 define the rise/fall time for a given capacitive load and supply voltage.

- 1. Select the table that matches the SiT8921 nominal supply voltage (1.8V, 2.5V, 2.8V, 3.0V, 3.3V).
- 2. Select the capacitive load column that matches the application requirement (5 pF to 30 pF)
- 3. Under the capacitive load column, select the desired rise/fall times.
- 4. The left-most column represents the part number code for the corresponding drive strength.
- Add the drive strength code to the part number for ordering purposes.

Calculating Maximum Frequency

Based on the rise and fall time data given in Tables 7 through 11, the maximum frequency the oscillator can operate with guaranteed full swing of the output voltage over temperature as follows:

Max Frequency =
$$\frac{1}{5 \times Trf \ 20/80}$$

where Trf_20/80 is the typical value for 20%-80% rise/fall time.

Example 1

Calculate f_{MAX} for the following condition:

- Vdd = 3.3V (Table 11)
- · Capacitive Load: 30 pF
- Desired Tr/f time = 1.46 ns (rise/fall time part number code = 11)

Part number for the above example:

SiT8921AIU12-33E-136.986300



Drive strength code is inserted here. Default setting is "-"

Rev. 1.0 Page 7 of 13



Rise/Fall Time (20% to 80%) vs C_{LOAD} Tables

Table 7. Vdd = 1.8V Rise/Fall Times for Specific C_{LOAD}

Rise/Fall Time Typ (ns)						
Drive Strength \ C LOAD 5 pF 15 pF 30 pF						
Т	0.93	n/a	n/a			
E	0.78	n/a	n/a			
U	0.70	1.48	n/a			
F or "-": default	0.65	1.30	n/a			

Table 8. Vdd = 2.5V Rise/Fall Times for Specific C_{LOAD}

Rise/Fall Time Typ (ns)					
Drive Strength \ C LOAD	5 pF	15 pF	30 pF		
R	1.45	n/a	n/a		
В	1.09	n/a	n/a		
Т	0.62	1.28	n/a		
E	0.54	1.00	n/a		
U or "-": default	0.43	0.96	n/a		
F	0.34	0.88	n/a		

Table 9. Vdd = 2.8V Rise/Fall Times for Specific C_{LOAD}

Rise/Fall Time Typ (ns)								
Drive Strength \ C _{LOAD}	Orive Strength \ C _{LOAD} 5 pF 15 pF 30 pF							
R	1.29	n/a	n/a					
В	0.97	n/a	n/a					
Т	0.55	1.12	n/a					
E	0.44	1.00	n/a					
U or "-": default	0.34	0.88	n/a					
F	0.29	0.81	1.48					

Table 10. Vdd = 3.0V Rise/Fall Times for Specific C_{LOAD}

Rise/Fall Time Typ (ns)						
Drive Strength \ C _{LOAD}	5 pF	15 pF	30 pF			
R	1.22	n/a	n/a			
В	0.89	n/a	n/a			
T or "-": default	0.51	1.00	n/a			
ш	0.38	0.92	n/a			
U	0.30	0.83	n/a			
F	0.27	0.76	1.39			

Table 11. Vdd = 3.3V Rise/Fall Times for Specific C_{LOAD}

Rise/Fall Time Typ (ns)						
Drive Strength \ C _{LOAD}	5 pF	15 pF	30 pF			
R	1.16	n/a	n/a			
В	0.81	n/a	n/a			
T or "-": default	0.46	1.00	n/a			
E	0.33	0.87	n/a			
U	0.28	0.79	1.46			
F	0.25	0.72	1.31			

Note

Rev. 1.0 Page 8 of 13

^{12. &}quot;n/a" in Table 7 to Table 11 indicates that the resulting rise/fall time from the respective combination of the drive strength and output load does not provide rail-to-rail swing and is not available.



Pin 1 Configuration Options (OE, ST, or NC)

Pin 1 of the SiT8921 can be factory-programmed to support three modes: Output Enable (OE), standby (\overline{ST}) or No Connect (NC). These modes can also be programmed with the Time Machine using field programmable devices.

Output Enable (OE) Mode

In the OE mode, applying logic Low to the OE pin only disables the output driver and puts it in Hi-Z mode. The core of the device continues to operate normally. Power consumption is reduced due to the inactivity of the output. When the OE pin is pulled High, the output is typically enabled in <1µs.

Standby (ST) Mode

In the \overline{ST} mode, a device enters into the standby mode when Pin 1 pulled Low. All internal circuits of the device are turned off. The current is reduced to a standby current, typically in the range of a few μA . When \overline{ST} is pulled High, the device goes through the "resume" process, which can take up to 5 ms.

No Connect (NC) Mode

In the NC mode, the device always operates in its normal mode and outputs the specified frequency regardless of the logic level on pin 1.

Table 12 below summarizes the key relevant parameters in the operation of the device in OE, \overline{ST} , or NC mode.

Table 12. OE vs. ST vs. NC

	OE	ST	NC
Active current 125 MHz (max, 1.8V)	6 mA	6 mA	6 mA
OE disable current (max. 1.8V)	4 mA	N/A	N/A
Standby current (typical 1.8V)	N/A	0.6 uA	N/A
OE enable time at 125 MHz (max)	130 ns	N/A	N/A
Resume time from standby (max, all frequency)	N/A	5 ms	N/A
Output driver in OE disable/standby mode	High Z	weak pull-down	N/A

Output on Startup and Resume

The SiT8921 comes with gated output. Its clock output is accurate to the rated frequency stability within the first pulse from initial device startup or resume from the standby mode.

In addition, the SiT8921 has no runt, no glitch output during startup or resume as shown in the waveform captures in Figure 17 and Figure 18.



Figure 17. Startup Waveform vs. Vdd




Figure 18. Startup Waveform vs. Vdd (Zoomed-in View of Figure 17)

Instant Samples with Time Machine and Field Programmable Oscillators

SiTime supports a field programmable version of the <u>SiT8921 high frequency</u>, <u>high temperature oscillator</u> for fast prototyping and real time customization of features. The <u>field programmable devices</u> (FP devices) are available for all five standard SiT8921 package sizes and can be configured to one's exact specification using the <u>Time Machine II</u>, an USB powered MEMS oscillator programmer.

Customizable Features of the SiT8921 FP Devices Include

- Frequencies between 119.3420001 137 MHz
- Four frequency stability options, ±20 PPM, ±25 PPM, ±30 PPM, ±50 PPM
- Six supply voltage options, 1.8V, 2.5V, 2.8V, 3.0V, 3.3V and 2.25 to 3.63V continuous
- Output drive strength


For more information regarding SiTime's field programmable solutions, visit http://www.sitime.com/time-machine and http://www.sitime.com/fp-devices.

SiT8921 is factory-programmed per customer ordering codes for volume delivery.

Rev. 1.0 Page 9 of 13




Dimensions and Patterns



Rev. 1.0 Page 10 of 13



Dimensions and Patterns



Notes

- 13. Top marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
- 14. A capacitor of value 0.1 μF or higher between Vdd and GND is required.

Rev. 1.0 Page 11 of 13



Ordering Information

The Part No. Guide is for reference only. To customize and build an exact part number, use the SiTime <u>Part Number</u> <u>Generator</u>.




Table 13. List of Supported Frequencies^[15, 16]

Frequency Range -55 to +125°C				
Min.	Max.			
119.342001 MHz	120.238999 MHz			
120.262001 MHz	121.169999 MHz			
121.243001 MHz	121.600999 MHz			
123.948001 MHz	137.000000 MHz			

Notes:

15. Any frequency within the min and max values in the above table are supported with 6 decimal places of accuracy.

Table 14. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	12 mm T&R (3ku)	12 mm T&R (1ku)	8 mm T&R (3ku)	8 mm T&R (1ku)
2.0 x 1.6	-	-	D	E
2.5 x 2.0	-	-	D	E
3.2 x 2.5	-	-	D	E
5.0 x 3.2	T	Y	-	-
7.0 x 5.0	Т	Y	-	_

Rev. 1.0 Page 12 of 13

^{16.} Please contact SiTime for frequencies that are not listed in the tables above.

Silicon MEMS Outperforms Quartz



Best Reliability

Silicon is inherently more reliable than quartz. Unlike quartz suppliers, SiTime has in-house MEMS and analog CMOS expertise, which allows SiTime to develop the most reliable products. Figure 1 shows a comparison with quartz technology.

Why is SiTime Best in Class:

- SiTime's MEMS resonators are vacuum sealed using an advanced EpiSeal[™] process, which eliminates foreign particles and improves long term aging and reliability
- · World-class MEMS and CMOS design expertise




Figure 1. Reliability Comparison^[1]

Best Aging

Unlike quartz, MEMS oscillators have excellent long term aging performance which is why every new SiTime product specifies 10-year aging. A comparison is shown in Figure 2.

Why is SiTime Best in Class:

- SiTime's MEMS resonators are vacuum sealed using an advanced EpiSeal process, which eliminates foreign particles and improves long term aging and reliability
- Inherently better immunity of electrostatically driven MEMS resonator




Figure 2. Aging Comparison^[2]

Best Electro Magnetic Susceptibility (EMS)

SiTime's oscillators in plastic packages are up to 54 times more immune to external electromagnetic fields than quartz oscillators as shown in Figure 3.

Why is SiTime Best in Class:

- Internal differential architecture for best common mode noise rejection
- Electrostatically driven MEMS resonator is more immune to EMS




Figure 3. Electro Magnetic Susceptibility (EMS)[3]

Best Power Supply Noise Rejection

SiTime's MEMS oscillators are more resilient against noise on the power supply. A comparison is shown in Figure 4.

Why is SiTime Best in Class:

- On-chip regulators and internal differential architecture for common mode noise rejection
- · Best analog CMOS design expertise




Figure 4. Power Supply Noise Rejection^[4]

Silicon MEMS Outperforms Quartz



Best Vibration Robustness

High-vibration environments are all around us. All electronics, from handheld devices to enterprise servers and storage systems are subject to vibration. Figure 5 shows a comparison of vibration robustness.

Why is SiTime Best in Class:

- The moving mass of SiTime's MEMS resonators is up to 3000 times smaller than guartz
- Center-anchored MEMS resonator is the most robust design




Figure 5. Vibration Robustness^[5]

Notes:

- 1. Data Source: Reliability documents of named companies.
- 2. Data source: SiTime and quartz oscillator devices datasheets.
- 3. Test conditions for Electro Magnetic Susceptibility (EMS):
 - According to IEC EN61000-4.3 (Electromagnetic compatibility standard)
 - Field strength: 3V/m
 - Radiated signal modulation: AM 1 kHz at 80% depth
 - Carrier frequency scan: 80 MHz 1 GHz in 1% steps
 - · Antenna polarization: Vertical
 - DUT position: Center aligned to antenna

Devices used in this test:

SiTime, SiT9120AC-1D2-33E156.250000 - MEMS based - 156.25 MHz

Epson, EG-2102CA 156.2500M-PHPAL3 - SAW based - 156.25 MHz

TXC, BB-156.250MBE-T - 3rd Overtone quartz based - 156.25 MHz

Kyocera, KC7050T156.250P30E00 - SAW based - 156.25 MHz

Connor Winfield (CW), P123-156.25M - 3rd overtone quartz based - 156.25 MHz

SiLabs, Si590AB-BDG - 3rd overtone quartz based - 156.25 MHz

4. 50 mV pk-pk Sinusoidal voltage.

Devices used in this test:

SiTime, SiT8208AI-33-33E-25.000000, MEMS based - 25 MHz

NDK, NZ2523SB-25.6M - quartz based - 25.6 MHz

Kyocera, KC2016B25M0C1GE00 - quartz based - 25 MHz

Epson, SG-310SCF-25M0-MB3 - quartz based - 25 MHz

- 5. Devices used in this test: same as EMS test stated in Note 3.
- 6. Test conditions for shock test:
 - MIL-STD-883F Method 2002
 - Condition A: half sine wave shock pulse, 500-g, 1ms
 - Continuous frequency measurement in 100 µs gate time for 10 seconds

Devices used in this test: same as EMS test stated in Note 3

7. Additional data, including setup and detailed results, is available upon request to qualified customers. Please contact

Best Shock Robustness

SiTime's oscillators can withstand at least $50,000\ g$ shock. They all maintain their electrical performance in operation during shock events. A comparison with quartz devices is shown in Figure 6.

Why is SiTime Best in Class:

- The moving mass of SiTime's MEMS resonators is up to 3000 times smaller than guartz
- Center-anchored MEMS resonator is the most robust design




Figure 6. Shock Robustness^[6]