Standard Frequency Ultra-low Jitter Differential Oscillator



Features

- 32 standard frequencies from 25 MHz to 325 MHz. For additional frequencies below from 1 to 220.00000 MHz, refer to SiT9366 datasheet. For frequencies from 220.000001 to 725 MHz, refer to SiT9367 datasheet.
- LVPECL, LVDS and HCSL output signaling
- 0.1 ps RMS phase jitter (random) for Ethernet applications
- Contact SiTime for ±10 ppm frequency stability
- Wide temperature ranges from -40°C to 105°C
- Industry-standard packages: 3.2 x 2.5 mm, 7.0 x 5.0 mm and 5.0 x 3.2 mm package

Applications

- 10/40/100 Gbps Ethernet, SONET, SATA, SAS, Fibre Channel
- Telecom, networking, instrumentation, storage, servers



Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.

Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL (All temperature ranges)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
				Frequency Ra	ange			
Output Frequency Range	f		d frequencie and 325.000		MHz			
			F	requency Sta	ability			
Frequency Stability	F_stab	-10	-	+10	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage and load variations. Contact SiTime for ±10 ppm.		
		-20	-	+20	ppm	Inclusive of initial tolerance, operating temperature, rated power		
		-25	-	+25	ppm	supply voltage and load variations.		
		-50	-	+50	ppm			
First Year Aging	F_1y	I	±1	-	ppm	At 25°C		
Temperature Range								
Operating Temperature Range	T_use	-20	-	+70	°C	Extended Commercial		
		-40	-	+85	°C	Industrial		
		-40	-	+95	°C			
		-40	-	+105	°C	Extended Industrial		
				Supply Volt	age			
Supply Voltage	Vdd	2.97	3.30	3.63	V			
		2.70	3.00	3.30	V			
		2.52	2.80	3.08	V			
		2.25	2.50	2.75	V			
			Inj	out Characte	ristics			
Input Voltage High	VIH	70%	-	-	Vdd	Pin 1, OE		
Input Voltage Low	VIL	-	-	30%	Vdd	Pin 1, OE		
Input Pull-up Impedance	Z_in	-	100	-	kΩ	Pin 1, OE logic high or logic low		
			Out	tput Charact	eristics			
Duty Cycle	DC	45	-	55	%			
			Sta	rtup and OE	Timing			
Startup Time	T_start	-	-	3.0	ms	Measured from the time Vdd reaches its rated minimum value.		
OE Enable/Disable Time	T_oe	_	-	3.8	μs	f = 156.25 MHz. Measured from the time OE pin reaches rated VIH and VIL to the time clock pins reach 90% of swing and high-Z. See Figure 6 and Figure 7.		



Table 2. Electrical Characteristics – LVPECL

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
			Curi	rent Consu	mption	1		
Current Consumption	ldd	-	-	89	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V		
OE Disable Supply Current	I_OE	-	-	58	mA	OE = Low		
Output Disable Leakage Current	I_leak	-	0.15	-	μA	OE = Low		
Maximum Output Current	I_driver	-	-	30	mA	Maximum average current drawn from OUT+ or OUT-		
			Outp	out Charact	eristics	·		
Output High Voltage	VOH	Vdd-1.1	-	Vdd-0.7	V	See Figure 2		
Output Low Voltage	VOL	Vdd-1.9	-	Vdd-1.5	V	See Figure 2		
Output Differential Voltage Swing	V_Swing	1.2	1.6	2.0	V	See Figure 3		
Rise/Fall Time	Tr, Tf	-	225	290	ps	20% to 80%. See Figure 3		
			Jitter -	7.0 x 5.0 mi	n Packag	je		
RMS Period Jitter ^[1]	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V		
RMS Phase Jitter (random)	T_phj	-	0.225	0.270	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C		
		-	0.225	0.300	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95°C and -40 to 105°C		
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.		
		Jitter -	- 5.0 x 3.2 r	nm and 3.2	x 2.5 mm	n Packages		
RMS Period Jitter ^[1]	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V		
RMS Phase Jitter (random)		-	0.225	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C		
		-	0.225	0.340	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to $95^{\circ}C$ and -40 to $105^{\circ}C$		
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.		

Notes: 1. Measured according to JESD65B.



Table 3. Electrical Characteristics – LVDS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
			Cur	rent Consu	mption			
Current Consumption	ldd	-	-	79	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V		
OE Disable Supply Current	I_OE	-	-	58	mA	OE = Low		
Output Disable Leakage Current	I_leak	-	0.15	-	μΑ	OE = Low		
			Outp	out Charact	teristics			
Differential Output Voltage	VOD	250	-	450	mV	See Figure 4		
VOD Magnitude Change	ΔVOD	-	-	50	mV	See Figure 4		
Offset Voltage	VOS	1.125	-	1.375	V	See Figure 4		
VOS Magnitude Change	ΔVOS	-	-	50	mV	See Figure 4		
Rise/Fall Time	Tr, Tf	-	400	470	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%. See Figure 5		
			Jitter -	7.0 x 5.0 m	m Packag	ge		
RMS Period Jitter ^[2]	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V		
RMS Phase Jitter (random)	T_phj	-	0.215	0.265	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C		
		-	0.215	0.300	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95°C and -40 to 105°C		
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.		
		Jitte	er – 5.0 x 3.:	2 and 3.2 x	2.5 mm F	Packages		
RMS Period Jitter ^[1]	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V		
RMS Phase Jitter (random)	T_phj	-	0.235	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70°C and -40 to 85°C		
		-	0.235	0.320	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95°C and -40 to 105°C		
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.		

Notes: 2. Measured according to JESD65B

Table 4. Electrical Characteristics – HCSL


Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition	
			Curre	ent Consu	mption		
Current Consumption	ldd	-	-	89	mA	Excluding Load Termination Current, Vdd = 3.3V or 2.5V	
OE Disable Supply Current	I_OE	-	-	58	mA	OE = Low	
Output Disable Leakage Current	I_leak	-	0.15	-	μΑ	OE = Low	
Maximum Output Current	I_driver	-	-	35	mA	Maximum average current drawn from OUT+ or OUT-	
Output Characteristics							
Output High Voltage	VOH	0.60	-	0.90	V	See Figure 2	
Output Low Voltage	VOL	-0.05	-	0.08	V	See Figure 2	
Output Differential Voltage Swing	V_Swing	1.2	1.4	1.80	V	See Figure 3	
Rise/Fall Time	Tr, Tf	-	360	465	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%. See Figure 3	
			Jitter – 7	.0 x 5.0 mi	m Packag	je	
RMS Period Jitter ^[3]	T_jitt	Ι	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V	
RMS Phase Jitter (random)	T_phj	-	0.220	0.270	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70° C and -40 to 85° C	
		-	0.220	0.300	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95° C and -40 to 105° C	
		-	0.1	-	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.	
		Jitter	- 5.0 x 3.2	and 3.2 x	2.5 mm F	Packages	
RMS Period Jitter ^[3]	T_jitt	-	1.0	1.6	ps	f = 100, 156.25 or 212.5 MHz, Vdd = 3.3V or 2.5V	
RMS Phase Jitter (random)	T_phj	Ι	0.230	0.275	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -20 to 70° C and -40 to 85° C	
		-	0.230	0.340	ps	f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdd levels, includes spurs. Temperature ranges -40 to 95° C and -40 to 105° C	
		-	0.1	_	ps	f = 156.25 or 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, includes spurs, all Vdd levels.	

Notes:

3. Measured according to JESD65B

Table 5. Pin Description

Pin	Мар	Functionality					
1	OE/NC	Output Enable (OE)	H ^[4] : specified frequency output L: output is high impedance				
·	Nor		H or L or Open: No effect on output frequency or other device functions				
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation				
3	GND	Power	VDD Power Supply Ground				
4	OUT+	Output	Oscillator output				
5	OUT-	Output	Complementary oscillator output				
6	VDD	Power Power supply voltage ^[5]					



Si Time



Notes:

4. In OE mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven.
5. A capacitor of value 0.1 µF or higher between Vdd and GND is required. An additional 10 µF capacitor between Vdd and GND is required for the best phase jitter performance



Table 6. Absolute Maximum Ratings

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Vdd	-0.5	4.0	V
VIH		Vdd + 0.3V	V
VIL	-0.3		V
Storage Temperature	-65	150	°C
Maximum Junction Temperature		130	°C
Soldering Temperature (follow standard Pb-free soldering guidelines)		260	٥C

Table 7. Thermal Considerations^[6]

Package	$ heta_{ extsf{JA}}$, 4 Layer Board (°C/W)	$ heta_{ extsf{Jc}}$, Bottom (°C/W)
3225, 6-pin	80	30
5032, 6-pin	TBD	TBD
7050, 6-pin	52	19

Notes:

6. Refer to JESD51 for θ_{JA} and θ_{JC} definitions, and reference layout used to determine the θ_{JA} and θ_{JC} values in the above table.

Table 8. Maximum Operating Junction Temperature^[7]

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	95°C
85°C	110°C
95°C	120°C
105°C	130°C

Notes:

7. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Table 9. Environmental Compliance

Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78 Con	npliant	



Waveform Diagrams




Figure 2. LVPECL/HCSL Voltage Levels per Differential Pin (OUT+/OUT-)







Figure 3. LVPECL/HCSL Voltage Levels Across Differential Pair



Waveform Diagrams (continued)












Figure 6. Hardware OE Enable Timing




Figure 7. Hardware OE Disable Timing



Termination Diagrams

LVPECL:




Figure 8. LVPECL with AC-coupled Termination




Figure 9. LVPECL DC-coupled Load Termination with Thevenin Equivalent Network




Figure 10. LVPECL with Y-Bias Termination



Termination Diagrams (continued)




Figure 11. LVPECL with DC-coupled Parallel Shunt Load Termination



Termination Diagrams (continued)

LVDS:




Figure 12. LVDS Single DC Termination at the Load




Figure 13. LVDS double AC Termination with Capacitor Close to the Load




Figure 14. LVDS Double DC Termination



Termination Diagrams (continued)

HCSL:





Figure 15. HCSL Interface Termination



Dimensions and Patterns




Notes:

- 8. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
- 9. A capacitor of value 0.1 µF or higher between Vdd and GND is required. An additional 10 µF capacitor between Vdd and GND is required for the best phase jitter performance.
- 10. The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.



Ordering Information





Notes:

11. Contact SiTime for ±10 ppm option.

12. Bulk is available for sampling only.

Table 10. Supported Frequencies

25.000000 MHz	30.720000 MHz	50.000000 MHz	53.125000 MHz	61.440000 MHz	62.500000 MHz	74.175824 MHz	74.250000 MHz
75.000000 MHz	77.760000 MHz	98.304000 MHz	100.000000 MHz	106.250000 MHz	122.880000 MHz	125.000000 MHz	133.333333 MHz
148.351648 MHz	150.000000 MHz	153.600000 MHz	155.520000 MHz	156.250000 MHz	159.375000 MHz	160.000000 MHz	161.132813 MHz
166.666666 MHz	168.040678 MHz	200.000000 MHz	212.500000 MHz	250.000000 MHz	300.000000 MHz	322.265625 MHz	325.000000 MHz

Table 11. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	12 mm T&R (3ku)	12 mm T&R (1ku)	16 mm T&R (3ku)	16 mm T&R (1ku)
7.0 x 5.0	_	_	_	_	т	Y
5.0 x 3.2			т	Y		
3.2 x 2.5	D	E			—	—



Table 13. Revision History

Revision	Release Date	Change Summary			
1.0	09/06/2017	Final release			
1.04	04/17/2018	Added 5032 package. Added -40 to 95C and -40 to 105C temperature ranges Corrected minor errors Added Additional Information Table.			
1.05	07/03/2018	Performed minor edits and updated Ordering Information.			

© SiTime Corporation 2017-2018. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.